Abstract: A complete analysis of noise in inductively source degenerated CMOS LNA's is presented. One parameter that has great impact on the noise performance of the LNA is L s . For small L s the noise of M 1 is dominant, but increasing the L s causes the output noise power due to other components grow noticeably. We use the MAT-LAB for simulating the LNA whereas all parasitics are extracted from a 0.35 µm CMOS HSPICE technology file. It is supposed the LNA used in the front-end of a prototype UMTS receiver.
Introduction
RF signals may experience a lot of loss in their path, due to high distance between the receiver and the transmitter, multi-path fading and so on. Therefore for receiving these signals, the RF receivers should have low noise performance and be completely matched with their sources to receive the maximum power.
The noise characteristic of the circuit is affected by the noise of all components of the circuit. Recently the inductively source degenerated LNA is the most vastly used LNA in the front-end of many RF receivers, [1, 2] . The overall structure of this LNA is shown in Fig. 1 (a) . Impedance matching in this structure is obtained with no need for the signal to pass through any real resistors; therefore this structure has the best noise performance compared to resistively matched LNA's [1] . Because of vastly usage of this structure a complete analysis of the noise in this structure is very useful but is not reported yet. The paper is organized as follows: In section II the output noise power spectral density due to the input devices is calculated. The output noise power spectral density due to the cascade device and the output load is computed in section III. The overall noise factor of the circuit and discussion about it are expressed in section IV. Fig. 1 (b) shows the noisy equivalent circuit of the input network of the LNA [1] . r lg is the series resistance of L g ; r g , i nd1 and i ng1 are the series resistance of the gate due to the polisilicide gate resistance, the channel thermal noise and the gate induced noise currents of the M 1 , respectively. As it will be seen in the next section, it would be prefered make L s as small as possible. Therefore its series resistance is negligible. The series resistance of the L s makes the circuit noisier and decreases the gain of the circuit, therefore it is tried to use high Q inductor for L s , and for example multi low Q parallel inductors can be used for obtaining higher Q inductor [2] .
Computing the noise of the input devices
Firstly we compute the noise power spectral density in the cascade node due to the input resistors, R s , the input source resistors, r lg and r g . The noisy power spectral density in the cascade node due to the input resistances can be shown to be [1] :
Where ω 0 is our frequency of interest. It should be mentioned that the C gd1 is neglected for simplicity but one can consider it as a parallel capacitance with the C gs1 considering Miller theorm. Therefore the input capacitance in fact is larger, that means lower Q L and a higher overall NF for the circuit.
The noise power spectral density due to the channel thermal noise and gate induced noise current of M 1 in the cascade node should be computed together due to the correlation between these two noise sources. By not considering the other noise sources, hence the noise power spectral density due to these noise sources in the cascade node can be shown to be [1] :
Where i 2 n, d1 = 4kT γg d01 is the channel thermal noise power spectral density of M 1 , which γ is the channel thermal noise coefficient of the NMOS and considered to be 2.5 in our simulations [1] . g d01 is the zero bias drain-source conductance of M 1 . The power spectral density of the gate induced noise current is i 2 n, g1 = 4kT δg g1 where δ is the coefficient of the gate noise and considered to be 5 in our simulation, and
[1]. It should be mentioned that, the gate induced noise is expressed versus channel thermal noise where c is the correlation coefficient between them and is supposed to be j0.395 in our simulations [1, 3] . It should be noted that i n,g1 has two noise parts in the cascade node, real part and imaginary part, where its real part is added directly to the channel thermal noise of M 1 in the cascade node that is completely real before squaring. The coefficient α 1 in the equation (4) is g m1 /g d01 where is smaller than unity [1] .
Compute the noise of the cascade device and the output load
If there is no parasitic in the cascade node then the output noise due to M 2 is zero, but in practice parasitic capacitances exist at this node degrading the noise performance of the circuit [4] . The noisy equivalent circuit of the cascade device and output load is depicted in Fig. 1 (c) .
The polisilicide gate resistance of M 2 can be very small using the multifingering technique for layout of this device; hence it is neglected for simplicity.
In Fig. 1 (c) , C d1 indicates all the parasitic capacitances in the cascade node and consists C db1 , C sb2 and C gs2 . C d2 indicates all the capacitances in the output node and consists C db2 , C gd2 and the output capacitor. L L is the required inductor in the output where resonates with C d2 at the desired frequency. R L is the parallel resistance of L L in the desired frequency. It should be mentioned that for the output noise power contributed by M 2 the other noise sources are grounded. Therefore V gs1 = 0 (so C gd1 is neglected), hence the only effect of M 1 that is seen in Fig. 1 (c) is C db1 .
The channel thermal noise of M 2 is i n,d2 , where i 2 n, d2 = 4kT γg d02 . The gate induced noise current of M 2 is directly in the cascade node. Like M 1 , it contains two parts, completely correlated with i n,d2 and completely uncorrelated with i n,d2 . It can be easily shown that the noise power spectral density in the cascade node due to M 2 is:
It can be easily shown that, the noise power spectral density in the cascade node due to
Discussion
The noise power spectral densities in the cascade node due to all the components were calculated in the previous sections perfectly. Therefore for obtaining the overall NF of the circuit we should divide the total noise power spectral density to the noise power spectral density due to R s , in the cascade node, therefore the overall noise factor of the circuit is:
The second term in equation (9) series resistance of L g . If these two noise sources are not controlled then the overall NF is degraded severely. Multi-fingering technique can be used for reducing the effect of r g during layout procedure. We consider the width of the finger to be 2.5 µm in our simulations. For reduction the effect of r lg , the only solution seems to be using an off-chip inductor. Because L g is relatively large an on-chip inductor results in a large series resistance due to the low quality factor of the on-chip spiral inductor. Therefore the offchip inductor solution is not very unattractive, because the structure of the LNA is narrow band and is very sensitive to its input resonance frequency; therefore using the off-chip inductor can guarantee the resonance frequency against the process variations. We consider the L g to be off-chip with a Q of 50 in our simulations.
For investigation the noise of the circuit, the following parameters are needed, where details of them are not mentioned here for abbreviation. ν sat is the saturated velocity of the carrier in the channel due to the horizontal field in the channel and θ shows the mobility reduction due to the vertical field in oxide (V od = V gs − V th ) [4] .
Now we look into the noise characteristic of the structure. It should be mentioned that we have used the HSPICE 0.35 µm CMOS technology 1 for our simulations, and suppose that the LNA working in the UMTS band (2.11-2.17 GHz).
In the following figures the total NF of the circuit and the noise power ratio of each component divided to the noise power due to R s in the cascade node are plotted versus W 1 . Fig. 2 (a) shows the NF for different V gs1 versus W 1 . As seen in this figure the noise due to R L is relatively constant versus W 1 and decreases as V gs1 increases (It should be mentioned that R L is considered to be 50 Ω). But this reduction is very small and is proportional with the term as follows:
It should be noted that increasing V gs1 increases I d1 and hence increases (g m2 + g sb2 ). The noises due to M 1 and M 2 are nearly proportional to 1/g d01 and 1/g d02 respectively which 1/g d0 is proportional to V od (V od = V gs − V th where V th0 is roughly 0.5 V in the used technology), but this approximation is not completely true for large V od , because the noises due to M 1 and M 2 have the terms that are relative with 1/g m rather than 1/g d0 . The noise of R L is constant respect to W 1 and the noise of M 2 is relatively small, therefore the minimum NF of the circuit for each V gs1 is determined by M 1 . This optimum W 1 for NF decreases as V gs1 increases due to the reduction of α 1 (see equation (9)). Fig. 2 (b) shows the overall noise factor and noise ratio of the various components (respect to R s ) of the circuit versus W 1 for various L s . If we neglect the effect of C gd1 then the noise due to M 1 is constant for various L s but in practice due to the Miller effect of the C gd1 we have higher effective C gs1 and then higher noise due to M 1 for larger L s . The noises due to R L and M 2 are proportional to L 2 s , and degrade the overall NF of the circuit severely. Therefore the L s should be minimized as much as possible. Fig. 2 (c) Considering the above discussion the noises of M 1 and R L are more important in this structure. The noise of M 1 decreases if V gs1 increases. But the power consumption increases too. For decreasing the effect of R L we should use a high Q inductor at the output and a high Q as small as possible induc- tor for L s . Therefore the optimum design of the LNA for the impedance and noise matching under power consumption restriction can be achieved using some optimizing techniques such as genetic algorithm.
Conclusion
A complete analysis of noise in inductively source degenerated CMOS LNA's is presented. One parameter that has a great impact on the NF of the circuit is L s . The output noise powers due to cascade device and the output resistance load are proportional to L 2 s . So minimizing L s is absolutely desirable. All the parasitics are extracted from a 0.35 µm HSPICE technology file, and have been used in MATLAB for our simulations. It is supposed that the LNA is used in the front-end of a prototype UMTS receiver. 2 
